Silicon-Germanium Heterojunction Metal-Oxide-Semiconductor Field-EffectTransistors (SiGe HMOSFETs) have been successfully fabricated on Si substrate. The semiconductor heterostructure, which was grown by gas-source molecular beam epitaxy (GS-MBE), was initiated by the deposition of a Si 0.7 Ge 0.3 "virtual substrate".
INTRODUCTION
The Si/SiGe heterojunctions became popular during the 1990s, when Ge was introduced, to realise heterojunctions in the silicon base of bipolar transistors (HBTs).
This offered the advantages of higher f T (50 GHz) and lower base resistance, resulting in lower transmit noise and higher receiver sensitivity (several emerging applications use carrier frequencies up to 5 GHz, requiring transistor f T of 50 GHz) [1] . But with CMOS remaining the dominant technology, the Si MOSFET is being continuously scaled down and fundamental limits are being reached. It is therefore wise to investigate new technologies. In the International Technology Roadmap for Semiconductors [2] , non-classical CMOS and band-engineered transistors are tabulated under the "near future" timing, referring to structures with SiGe or strainedSi channels on bulk Si or SOI (silicon on insulator) substrates. In addition to the processing compatibility with CMOS, SiGe HMOS transistors have much more to offer: First, higher drive current and speed, which arise from the strained channels.
Then, it is mobility enhancement, especially in p-channel devices [3] , which promises a truly complementary process and is of particular importance to digital circuits. Low noise operation is achievable, due to the buried channels that can be realized. And last, but not least, SiGe HMOS transistors have a huge potential in the fields of RF analogue electronics and micropower applications. The research has benefited a lot from the advances in SiGe heterojunction FETs (HFETs) [4] , where n-channel devices have figures of merit comparable to similar geometry GaAs transistors. It is emphasised here, that these devices too have buried channels (but not a gate oxide).
Reported experimental Si/SiGe n-channel HMOS data are limited [5] and the trend is towards surface channel devices and not buried channel. Furthermore, the performance remains below the theoretical predictions [6] .
EXPERIMENTAL DETAILS
All epilayer growth (figure 1) was carried out by GS-MBE, using fluxes of disilane (Si 2 H 6 ) and germane (GeH 4 ) at 550 layer engineers the band gap discontinuity and donates the electron carriers to the resulting channel, within the strained-silicon layer. Finally, a 10 nm undoped silicon layer was grown on top of the structure. This is consumed during transistor fabrication, to form the gate oxide, as in conventional MOSFETs.
The fabrication of the transistors was performed as follows: Initially, electrical isolation of the individual devices from within the epitaxial layers was required (MESA isolation). This was done by chemically removing the active epitaxial material around the transistors to a depth of 300 nm (down to the virtual buffer layer).
MESA isolation of active devices is common practice in doped epitaxial structures.
Then, a standard Si MOS process was carried out with reduced thermal loads, where possible, in order to maintain the strain and reduce Ge diffusion in the device channel.
MOS device isolation, in particular, consisted of 300 nm low-temperature oxide (LTO), deposited at 400
• C, in which, active areas were defined by patterning and etching, using a BHF solution. Dry thermal oxidation at 800
• C for 60 min was used to grow the gate oxide (resulted thickness 6 nm). 300 nm of amorphous Si were deposited and implanted with As (1×10 15 cm −2 , 40 keV). Rapid thermal annealing (RTA) was performed at 800
• C for 30 sec in order to activate the resulting poly Si for gate definition, which was carried out using electron beam lithography. Dry etching the poly produced gate lengths down to 300 nm and was followed by self-aligned source and drain implants using As (5×10  15 cm The RF performance of the 0.5-micron gate-long devices of figure 2, was measured on-wafer, using a HP 8753D network analyser. From these measurements, a non deembedded cut-off frequency of 550 MHz was extracted. This relatively poor RF performance could be partly attributed to crystal defects, which may have degraded the quality of the strained material. Although no independent characterisation (i.e.
TEM) is available to verify this claim, such defects are known to pose a problem and can be reduced with further optimisation of the epitaxial growth [7] . Nonetheless, 
